

# [High-Voltage Input Tolerant Receiver]

## Abstract

A high-voltage input tolerant receiver capable of achieving power savings with less distortion of analog signals is disclosed. When an external signal  $\phi_C$  input from a PAD 2 is less than 3.6V, a p-channel MOS transistor P10 is turned off. As a result, a control signal  $\phi_E$  becomes 0V to turn on a p-channel MOS transistor P1. At this time, an intermediate signal  $\phi_D$  output from a clamp circuit 3 becomes equivalent to the external signal  $\phi_C$ , and is not distorted. However, when the external signal  $\phi_C$  exceeds 3.6V, the p-channel MOS transistor P10 is turned on, and a control signal  $\phi_F$  output from a differential amplifier 9 becomes 0V. As a result, the p-channel MOS transistor P1 is turned off, and a level keeper 6 is enabled. Since the level keeper 6 remains inactive until the external signal exceeds 3.6V, current flowing through the level keeper 6 can be reduced.